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We present a pipeline-interval-optimum systolic implementation f queues which can handle 
usual queue-operations at every cycle. 
1. Introduction 
A queue is a basic data structure, appearing in many programming applica- 
tions, which can handle two kinds of insertion and delete operations. Guibas and 
Liang [1] have given a VLSI implementation of the queue on systolic arrays, 
however, the time performance of their systolic queue was not so good. The 
pipeline-interval of the systolic queue was 4-step, where we refer the pipeline- 
interval of the systolic queue as the minimum number of steps that must separate 
two consecutive instructions issued by the host computer. Our aim in this note is 
to get the systolic queue with an optimum pipeline-interval, that is, 1-step. 
2. A pipeline-interval-optimum systolic queue 
Our systolic queue, M, is an infinite array of a buffer (B) and systolic cells 
(Ci, i>~ 1), each consisting of three data registers R1, RE, and R3. In the 
description below, R~(i) denotes the contents of Rj in C~ (B in the case where 
i = 0) at step t, where t >I 0, i >I 0, and 1 <~j <~ 3. Ci can communicate with Ci+l 
and C~_1 or B in the case where i = 1 within one step. The host computer supplies 
an insertion or delete instruction at every step t (I>1) to the buffer of M, as in the 
following form: 
Insert an item 'a' :R~(B) *--a, Rt2(B) *--c~, (1) 
Delete :R~(B)~--D, R~(B)<---D, (2) 
When a delete instruction is issued at step t, then the output will be got at 
Rta+I(B) and it is retrieved by the host computer. 
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Figure 1 gives the operations of B and C~ (i 1> 1) at step t (I>0). We illustrate the 
snapshots of our systolic queue in Fig. 2, where the symbol '0 '  is omitted. Three 
symbols in each cell of Fig. 2 denote the contents of R1, R2 and R3 in descending 
order. 
The mark ' , ' ,  initially stored in R°(B), acts as a right end marker of our queue. 
Let's assume that R~(m) = * for some m >1 1, 1 ~<] ~< 3, and t I> 1. It is convenient 
to think of all the registers in Ci (1 ~< i ~< m) as forming a chain in the order such 
that 
R3(1)R2(1)Ra(2)R2(2).'. R3(m- 1)R2(m- 1)tr • • • 
R~(m - 1)Rx(m - 2) - - -  g~(E)g~(1), (3) 
f R3(m)R2(m)Rl(m), 
tr = ~R3(m)R2(m), 
I.R3(m), 
where 
in the case ] = I, 
]=2, 
]=3.  
We restrict our attention to this initial' segment of the array which ends in the 
cell storing the '*' mark in its register, since the array stores in this initial segment 
all the real elements inserted in keeping them in the same order that they were 
inserted in. 
We can get the following observations (I), (II), and (HI), which convince us of 
the correctness of our systolic queue. We will omit their proofs. Let S be the set 
of real elements (not include D, 0, and *) inserted to M, and S + = S U {D}. 
(I) Any element once inserted in is preserved (neither destroyed nor duplicated) 
as long as it is in the array. 
(il) On the chain (3) our rules keep all the entries in the same order that they 
were inserted in. 
(HI) At any time the arrangement of real elements on M, having been inserted at 
that time, is as follows: Let us assume that R~(m) = • for some m I> 1, 1 ~]  ~ 3, 
and t I> 1. Then, 
(i) in the case m = 1; 
R[(1),R[(1)eS, 
in 
or 
in the case ] = 1, 
R[(1) ~ S, ]=2.  
the case m 1> 2: 
R~(i) and R[(i)(1 ~<i ~<m-  1)~ S +, 
{ R[(i)(l<~i<.m)andR[(m)eS, inthecase ]=1,  and orR[( i )  (l<~i<~m)eS, j=2, 
orR~(i) ( l~<i<~m-  1)eS,  j=3, 
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mat  time t = O: 
=Buffer B : R0CB) = * ,  R02CB) - ROcB) - ~b(e=pl:y), 
I lCe l l  Ci( i  > 1) : R~( l )= R0(t) , R~(I) = ~). 
~At  time t (~ I): 
IBuffer B : 
@INSERT an item "a" : 
@DELETE(t~ 2) 
• i_ff (R~-I(B) = D) 
mCell Ci(i ~ I) : 
@iff (R~-l(i-l) - D) 
: Rrl(B) + D, R~(B) + D(t)  2); 
the~ (R~(S) + R~-1(1)  
then 
e lse  { 
.R~(i) , R~-l(i-1) 
\~( i )  + R~-l(i+l) 
R~(i) ,~-l(i) 
} 
i.~f (R~-l(1) = D) then 
{ l..~f CRy-t(±) - *) 
{ i.~f (R~-l(i+l) = *) 
then (/R~(i) R~-1(l) ...(C-l) 
i ) 
e lse  R~ -I (I+I))... (C-3) 
} }; 
}};  
Fig. I. Dc-~riptions of the buffer and each systolic ccU. 
(c) 
(o) 
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Fig. 2. Snapshots ofour systolic queue. 
From (I), (II), and (III) we can see that at every step the host computer can 
insert an element or retrieve the oldest element, if exists, which is stored in R3(1). 
So we get the following theorem. 
Theorem. There exists a pipeline-interval-optimum systolic queue which can 
perform an insertion or delete operation at every cycle. 
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3. Conclusion 
We have proposed a pipeline-interval-optimum systolic implementation of 
queues. In our design the number of registers in each cell is somewhat higher 
than that of [1]. There is a possibility that the register-number of our design will 
be reduced to two, preserving the pipeline-interval-optimality. 
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